Abstract-The principle of QPSK modulation and demodulation is described and the detailed explanation and theoretical on DDC, carrier synchronization and bit synchronization principle is analyzed. A QPSK digital demodulation structure based on FPGA is proposed after detailed theoretical derivation for Costas loop carrier synchronization module.The entire system is completed on a single FPGA and use the Verilog programming language in Modelsim platform to simulate its function. Finally, a system test platform is built and the demodulated pattern is observed by an oscilloscope. The test result shows that the designed system can meet the basic requirements.
INTRODUCTION
Because of wide bandwidth, high speed transmissing rate, free space optical communication has more favorred. But the signal transmitted in atmospheric channel, it is susceptible to affected by atmospheric turbulence, strong light flashing and dispersion effect, therefore, find a suitable modulation technique is the key to space optical communication. QPSK is four phase shift modulation, this kind of modulation method has two bits of information in a symbol. Because of its technical perfect, easy to realize, strong anti-interference capability , higher band utilization advantages, it has become the one of main schemes in the modulation and demodulation technology. Therefore, this paper present a digital modulation technology for QPSK based on FPGA used in space optical communication system, omplexity when demodulation be reduced and has the characteristics of high data rate, high efficiency, it satisfies the requirement of system.
II. QPSK MODULATION PRINCIPLE
QPSK is the Quadrature Phase Shift Keying, the modulation method is that the discrete digital signal is transferred by four different carrier phase [1] . By R ,so the signals for I and Q after serial to parallel transferred can be regard as the binary phase shift keying signal which the bit rate is 2 b R . Making average power spectral density of linear superposition for the binary phase shift keying signal I and signal Q, which constitutes the average power spectral density for QPSK [2] . Block diagram for QPSK modulation as shown in Fig .1 phase deviation,QPSK demodulation system consists of the digital down conversion, the carrier synchronization loop and bit synchronization loop, the block diagram is shown in Fig .2 .Under the digital down conversion,it realized frequency conversion from high to low that is facilitated subsequent processing, the effect of carrier synchronization loop is to obtain relatively stable carrier signal, the effect of the bit synchronization loop is acquiring the clock that has the same frequency with the transmitting signal from received signal.Both the carrier synchronization and bit synchronization are the core issue of all-digital QPSK demodulation, its performance is good or bad directly affectted the communication quality.
A. Design for digital down conversion
DDC refers to the frequency of processed signal lower than original signal, it is consisted of low pass filter (LPF), the mixer (multiplier), digital controlled oscillator (NCO) [3] .Block diagram of digital down conversion as shown in Fig .2 .
The orthogonal component and synthetic carrier from the local digital control oscillator repectively multiply the digital intermediate frequency signal that after sampling, then LPF used to remove noise and high frequency components for output after multiplying, the final output of DDS is a dual-channel based signal. According to law of bandpass sampling, phenomenon of spectrum overlapping is avoided as long as meetting the sampling frequency. That will be realized by signal (t) a x multiplied the complex rotation vector:
Here f c is the frequency of the linear moving that is carrier frequency, c f can be either a positive or negative value, the real part of rotating vector is the in-phase component, also the image part is the orthogonal component [4] .Making the (1) digital processing, and using the complex form respresents each conversion signal and the complex vector。T is sampling period, the digital frequency conversion formula is:
Formula (1) and (2) have the same meaning ,positive and negative points of f c to distinguish up-conversion and down-conversion.
Assuming the sampling signal after AD is c k 
Here,
The carrier signal got by reducing the phase difference 
B. Carrier synchronization design
Owing to instability of the oscillator and the channel characteristics when signal transtting, it will lead to the phase error and frequency deviation extist between local carrier and received signal. The role of carrier synchronization is to obtain relatively stable carrier signal.
Usually, carrier synchronization design used Costas loop, four Costas loop used for QPSK signal, it can reduce demodulation loss and guarantee stability of system. Consider having no carrier component between phase shift keying signal that suppressed carrier and double sideband signal. In this design ,a digital phase four Costas loop is used to get synchronous carrier signal [5] . It contains four coherent demodulators, each including numerical control oscillator (NCO), phase detector, loop filter, and the input signal is the same, the principle block diagram is shown in Fig .3 .
Assuming the QPSK after AD is : 
The above four baseband signal through multiplier: 
C. Design of bit synchronization
Synchronization refers to the process of extracting clock signal from received signal , and the clock be synchronous as the symbol rate of received baseband signal, then accurately sampling or judging accord to the sampling clock rate on the best sampling time in order to ensure the best signal to noise ratio, the initial sending data can be demodulated exactly . There are many methods to obtain bit synchronization signal, comprising envelope detection method, differential rectification method and the digital phase locked loop method [8] .Digital phase-locked method is used in this system. Data that from I and Q after matched filtering into this module, the sampling clock as input clock .At receiver , output of phase discriminator is error voltage signal that linear relationship with the synchronization error signal. The error signal is generated when two phases lag or lead time，the pulse will be deducted or plused from the digital pulse signals or pulses to be transmitted using the control modulation , thereby changing the phase of the bit synchronization signal is applied to the digital phase detector , bit synchronization output signal can be accurately tracked. Bit synchronization module structure as shown Fig .4 Figure 6 . QPSK demodulation module simulation Fig .6 shows the simulation results of the QPSK demodulation signal , there is a delay the same as modulation signal, from the simulation results shows demodulation function be implemented from this design.
V. HARDWARE CIRCUIT STRUCTURES AND EXPERIMENTAL TEST
The core of QPSK demodulation system is FPGA . First , modulated analog QPSK signal into the ADC is converted to a digital signal ,and then ,into the digital down conversion module ,then the I and Q two orthogonal discrete signals are available through multiply the two orthogonal signals that from the NCO output. Output signal from the matched filter contains I, Q two synchronization clock signal, the clock signal is extracted after bit synchronization module , let I, Q two orthogonal signals do interpolated output sampling judgment using this clock signal . Realizing carrier frequency difference extracted through the carrier synchronization module for the bit synchronization module output. Finally, carrier frequency difference eliminated using the NCO phase-locked loop.
QPSK modulation signal frequency is 5GHz, the symbol transmission rate is 5Gbps, modulated signal be amplified into ADC, the analog input signal is converted to a digital discrete signal into the FPGA chip , achieving QPSK digital demodulator. The following figure shows the waveform of QPSK demodulation from oscilloscope, as can be seen from the waveform the demodulation results consistent with the initial transmission symbols, in addition to the presence of transmission delay, achieve the demodulation function achieved by this design. This paper introduces the QPSK digital demodulation scheme based on FPGA, the system and each module has good reliability and real-time verified By system simulation and analysis using Modelsim and Matlab. From hardware test can be seen , the system can be very good for the baseband signal reduction . This design meet the requirements and has good prospect .
